P

PATENT NUMBER and

(Attached in pocket on right inside flap)

U.S. UTILITY Patent Application

APPL NUM **FILING DATE** CLASS SUBCLASS GAU EXAMINER 10006334 12/03/2001 438 674 2818 40anG 'APPLICANTS: Gadepally Kamesh; *CONTINUING DATA VERIFIED: THIS APPLICATION IS A CIP OF 09/430,348 10/29/1999 PAT 6,329,287 FOREIGN APPLICATIONS VERIFIED: DO NOT PUBLISH RESCIND C Foreign priority claimed 🗆 yes 🗅 no ATTORNEY DOCKET NO 35 USC 119 conditions met ☐ yes ☐ no Verified and Acknowledged Examiners's intials NSC1-G0610 [P04402 P01] TITLE: Method for manufacturing an integrated circuit structure with limited source salicidation **Assistant Examiner** DRAWING Print Flo **Amount Due** de Druce. **Primary Examiner Application Examiner** PREPARED FOR ISSUE **TERMINAL** DISCLAMER WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only. FILED WITH: DISK (CRF) CD-ROM